Academic Journals Database
Disseminating quality controlled scientific knowledge

3.3GHz Phase locked loop with four multiple output using 45nm CMOS Technology

ADD TO MY LIST
 
Author(s): Ujwala A. Belorkar | S.A. Ladhake

Journal: International Journal of Computer Applications
ISSN 0975-8887

Volume: ncipet;
Issue: 6;
Date: 2012;
Original page

Keywords: phase-locked loop (PLL) | high performance voltage-controlled oscillator (VCO) | 45nm technology | multiple output | low power

ABSTRACT
This paper present area efficient layout design for 3.3GigaHertz (GHz) Phase Locked loop (PLL) with four multiple output. Effort has been taken to design Low Power Phase locked loop with multiple output, using VLSI technology. VLSI Technology includes process design, trends, chip fabrication, real circuit parameters, circuit design, electrical characteristics, configuration building blocks, switching circuitry, translation onto silicon, CAD and practical experience in layout design. The proposed PLL is designed using 45 nm CMOS/VLSI technology with microwind 3.1. This software allows designing and simulating an integrated circuit at physical description level. The main novelties related to the 45 nm technology are the high-k gate oxide, metal gate and very low-k interconnect dielectric. The effective gate length required for 45 nm technology is 25nm. Low Power (0.211miliwatt) phase locked loop with four multiple outputs as PLL8x, PLL4x, PLL2x, & PLL1x of 3.3 GHz, 1.65 GHz, 0.825 GHz, and 0.412 GHz respectively is obtained using 45 nm VLSI technology.
Save time & money - Smart Internet Solutions     

Tango Rapperswil
Tango Rapperswil