Academic Journals Database
Disseminating quality controlled scientific knowledge

Analyzing Sub-Threshold Bitcell Topologies and the Effects of Assist Methods on SRAM VMIN

ADD TO MY LIST
 
Author(s): James Boley | Jiajing Wang | Benton H. Calhoun

Journal: Journal of Low Power Electronics and Applications
ISSN 2079-9268

Volume: 2;
Issue: 2;
Start page: 143;
Date: 2012;
Original page

Keywords: sub-threshold circuits | low power SRAM | SRAM assist methods | alternative bitcell topologies

ABSTRACT
The need for ultra low power circuits has forced circuit designers to scale voltage supplies into the sub-threshold region where energy per operation is minimized [1]. The problem with this is that the traditional 6T SRAM bitcell, used for data storage, becomes unreliable at voltages below about 700 mV due to process variations and decreased device drive strength [2]. In order to achieve reliable operation, new bitcell topologies and assist methods have been proposed. This paper provides a comparison of four different bitcell topologies using read and write VMIN as the metrics for evaluation. In addition, read and write assist methods were tested using the periphery voltage scaling techniques discussed in [4–13]. Measurements taken from a 180 nm test chip show read functionality (without assist methods) down to 500 mV and write functionality down to 600 mV. Using assist methods can reduce both read and write VMIN by 100 mV over the unassisted test case.
Why do you need a reservation system?      Affiliate Program