Academic Journals Database
Disseminating quality controlled scientific knowledge

Application of 45 nm VLSI Technology to Design Layout of Static RAM Memory

Author(s): Ujwala A. Belorkar | S. A. Ladhake

Journal: International Journal of Advanced Research in Computer Science
ISSN 0976-5697

Volume: 01;
Issue: 03;
Start page: 288;
Date: 2010;
Original page

Keywords: Static | RAM | memory | 45nm | VLSI | technology | low | power.

This paper present area efficient layout design for static RAM memory using 45nm VLSI technology VLSI Technology includes process design, trends, chip fabrication, real circuit parameters, circuit design, electrical characteristics, configuration building blocks, switching circuitry, translation onto silicon, CAD, practical experience in layout design. The proposed PLL is designed using 45 nm CMOS/VLSI technology with microwind 3.1. This software allows designing and simulating an integrated circuit at physical description level. The main novelties related to the 45 nm technology are the high-k gate oxide, metal gate and very low-k interconnect dielectric. The effective gate length required for 45 nm technology is 25nm. Low Power (0.211mwatt) , high speed static RAM area efficient chip is designed using 45 nm VLSI technology
Affiliate Program      Why do you need a reservation system?