Academic Journals Database
Disseminating quality controlled scientific knowledge

ARCHITECTURE OF 4-BIT PIPELINE ADC IN CMOS TECHNOLOGY

ADD TO MY LIST
 
Author(s): Ms. R. M. Shende ,Prof. P. R. Gumble

Journal: International Journal of Advanced Research in Computer Engineering & Technology (IJARCET)
ISSN 2278-1323

Volume: 2;
Issue: 3;
Start page: 1159;
Date: 2013;
VIEW PDF   PDF DOWNLOAD PDF   Download PDF Original page

ABSTRACT
Analog-to-digital converters (ADCs) are key design blocks and are currently adopted in many application fields to improve digital systems, which achieve superior performances with respect to analog solutions. With the fast advancement of CMOS fabrication technology, more and more signal-processing functions are implemented in the digital domain for a lower cost, lower power consumption, higher yield, and higher re-configurability. Wide spread usage confers great importance to the design activities, which nowadays largely contributes to the production cost in integrated circuit devices (ICs). This has recently generated a great demand for low-power, low-voltage ADCs that can be realized in a mainstream deep-submicron CMOS technology. Various examples of ADC applications can be found in data acquisition systems, measurement systems and digital communication systems also imaging, instrumentation systems. Hence, we have to considered all the parameters and improving the associated performance may significantly reduce the industrial cost of an ADC manufacturing process and improved the resolution and design specially power consumption . This paper presents a 4 bit Pipeline ADC with low power dissipation implemented in
Affiliate Program      Why do you need a reservation system?