Academic Journals Database
Disseminating quality controlled scientific knowledge

Block-Level Logic Extraction from CMOS VLSILayouts

ADD TO MY LIST
 
Author(s): Inderpreet Bhasin | Joseph G. Tront

Journal: VLSI Design
ISSN 1065-514X

Volume: 1;
Issue: 3;
Start page: 243;
Date: 1994;
Original page

Keywords: Layout Verification | Logic Extraction | VLSI Design.
Affiliate Program      Why do you need a reservation system?