Academic Journals Database
Disseminating quality controlled scientific knowledge

Bus Encoder for Crosstalk Avoidance in RLC Modeled Interconnects

ADD TO MY LIST
 
Author(s): G. Nagendra Babu | Deepika Agarwal | B. K. Kaushik | S. K. Manhas

Journal: International Journal of VLSI Design & Communication Systems
ISSN 0976-1527

Volume: 3;
Issue: 2;
Start page: 29;
Date: 2012;
VIEW PDF   PDF DOWNLOAD PDF   Download PDF Original page

Keywords: Inductance effects | Bus-invert | Crosstalk | Power dissipation.

ABSTRACT
Most of the encoding methods proposed in recent years have dealt with only RC modeled VLSI interconnects. For deep submicron technologies (DSM), on-chip inductive effects have increased due to faster clock speeds, smaller signal rise times and longer length of on-chip interconnects. All these issues raise the concern for crosstalk, propagation delay and power dissipation of overall. Therefore, this research work introduces an efficient Bus Encoder using Bus Inverting (BI) method. The proposed designdramatically reduces both crosstalk and power dissipation in RLC modeled interconnects which makes it suitable for current high-speed low-power VLSI interconnects. The proposed model demonstrates an overall reduction of power dissipation and crosstalk induced delay by 55.43% and 45.87%, respectively.
Affiliate Program      Why do you need a reservation system?