Academic Journals Database
Disseminating quality controlled scientific knowledge

A Comparative Performance Study of Hybrid SET-CMOS Based Logic Circuits for the Estimation of Robustness

ADD TO MY LIST
 
Author(s): Biswabandhu Jana | Anindya Jana | Jamuna Kanta Sing | Subir Kumar Sarkar

Journal: Journal of Nano- and Electronic Physics
ISSN 2077-6772

Volume: 5;
Issue: 3;
Start page: 03057-1;
Date: 2013;
VIEW PDF   PDF DOWNLOAD PDF   Download PDF Original page

Keywords: Single electron transistor (SET) | CMOS | Hybrid CMOS-SET circuits | MIB | Noise margin (NM) | T-Spic

ABSTRACT
The urge of inventing a new low power consuming device for the post CMOS future technology has drawn the attention of the researchers on Single Electron Transistor [SET]. The two main virtues, ultra low power consumption [1] and ultra small dimension of SET [12, 13] have stimulated the researchers to consider it as a possible alternative. In our past paper [1] we have designed and simulated some basic gates. In this paper we have designed and simulated hybrid SET-CMOS based counter circuits, shift register to show that the hybrid SET-MOS based circuits consumes the lesser power than MOS based circuits. All the simulation were done and verified in Tanner environment using the MIB model for SET and the BSIM4.6.1 model for MOSFET.
Why do you need a reservation system?      Save time & money - Smart Internet Solutions