Academic Journals Database
Disseminating quality controlled scientific knowledge

Current Starved Voltage Controlled Oscillator for PLL Using 0.18?m CMOS Process

Author(s): Rashmi K Patil | Vrushali G Nasre

Journal: International Journal of Computer Applications
ISSN 0975-8887

Volume: ncipet;
Issue: 3;
Date: 2012;
Original page

Keywords: Tanner | Low power | current starved VCO

A five stage current starved Voltage Controlled Oscillator (CMOS VCO) is designed in this paper. The design is implemented in Tanner environment with high oscillation frequency and low power consumption. Oscillation frequency of the designed VCO ranges from 25.70 MHz to 222.53 MHz. The circuit is simulated using 180nm SCN018 Technology. Simulation results reported that the power consumption is 58.47uA @ 1.8V VDD. Design procedures and simulation results are illustrated. This design is suitable for PLL as a frequency multiplier.

Tango Jona
Tangokurs Rapperswil-Jona

     Affiliate Program