Academic Journals Database
Disseminating quality controlled scientific knowledge

Design of Application-Specific Instructions and Hardware Accelerator for Reed-Solomon Codecs

ADD TO MY LIST
 
Author(s): Myung H. Sunwoo | Jaesung Lee | Jung H. Lee

Journal: EURASIP Journal on Advances in Signal Processing
ISSN 1687-6172

Volume: 2003;
Issue: 13;
Start page: 1346;
Date: 2003;
Original page

Keywords: Reed-Solomon | application-specific DSP | GF multiplier | broadband communication | VLSI architecture.

ABSTRACT
This paper presents new application-specific digital signal processor (ASDSP) instructions and their hardware accelerator to efficiently implement Reed-Solomon (RS) encoding and decoding, which is one of the most widely used forward error control (FEC) algorithms. The proposed ASDSP architecture can implement various programmable primitive polynomials, and thus, hardwired RS codecs can be replaced. The new instructions and their hardware accelerator perform Galois field (GF) operations using the proposed GF multiplier and adder. Therefore, the proposed digital signal processor (DSP) architecture can significantly reduce the number of clock cycles compared with existing DSP chips. The proposed GF multiplier was implemented using the Faraday 0.25 μm standard cell library and it can perform RS decoding at a rate up to 228.1 Mbps at 130 MHz.

Tango Rapperswil
Tango Rapperswil

     Save time & money - Smart Internet Solutions