Academic Journals Database
Disseminating quality controlled scientific knowledge

Design and Field Programmable Gate Array Implementation of Basic Building Blocks for Power-Efficient Baugh-Wooley Multipliers

Author(s): Muhammad H. Rais | Bandar M. Al-Harthi | Saad I. Al-Askar | Fahad K. Al-Hussein

Journal: American Journal of Engineering and Applied Sciences
ISSN 1941-7020

Volume: 3;
Issue: 2;
Start page: 307;
Date: 2010;
Original page

Keywords: Baugh-Wooley algorithm | Digital Signal Processing (DSP) | Field Programmable Gate Array (FPGA) | fixed-width multiplier | power-efficient | spartan-3AN | VHDL

Problem statement: As growing demands on portable computing and communication systems, the power-efficient multipliers play an important role. In these multipliers basic multiplication follows the Baugh-Wooley algorithms and can easily be implemented using Field Programmable Gate Array (FPGA) devices because the development cost for Application Specific Integrated Circuits (ASICs) are high. These algorithms should be verified and optimized before implementation. Approach: This study presented the design and implementation of basic building blocks used in power-efficient Baugh-Wooley multipliers using FPGA Spartan-3AN device. The implementation of power-efficient Baugh-Wooley multipliers is done using Very High speed integrated circuit Hardware Description Language (VHDL). Results: The design and implementation of basic building blocks of power-efficient Baugh-Wooley multipliers showed reasonable FPGA resource utilization, which is an indication that rest of the available resources could be utilized for other embedded resources. Conclusion: The Spartan-3AN FPGA device could be used at this stage of basic building blocks reasonably.

Tango Jona
Tangokurs Rapperswil-Jona

     Save time & money - Smart Internet Solutions