Academic Journals Database
Disseminating quality controlled scientific knowledge

Design and Implementation of Low Ripple Low Power Digital Phase-Locked Loop

ADD TO MY LIST
 
Author(s): M. Saber, Yutaka Jitsumatsu, Mohamed Tahit Khan

Journal: Signal Processing : An International Journal
ISSN 1985-2339

Volume: 4;
Issue: 6;
Start page: 304;
Date: 2011;
VIEW PDF   PDF DOWNLOAD PDF   Download PDF Original page

Keywords: Digital Phase-Locked Loop (DPLL) | Field Programmable Gate Array (FPGA) | Numericallycontrolled Oscillator (NCO) | Read Only Memory (ROM) | Look-Up Table (LUT).

ABSTRACT
We propose a phase-locked loop (PLL) architecture which reduces doublefrequency ripple without increasing the order of loop filter. Proposed architectureuses quadrature numerically–controlled oscillator (NCO) to provide two outputsignals with phase difference of p / 2 . One of them is subtracted from the inputsignal before multiplying with the other output of NCO. The system also providesstability in case the input signal has noise in amplitude or phase. The proposedstructure is implemented using field programmable gate array (FPGA) whichdissipates 15.44 mW and works at clock frequency of 155.8 MHz.

Tango Rapperswil
Tango Rapperswil

     Save time & money - Smart Internet Solutions