Academic Journals Database
Disseminating quality controlled scientific knowledge

Design of Universal Shift Register Using Reversible Logic

ADD TO MY LIST
 
Author(s): Md. Selim Al Mamun | Indrani Manda | Md. Hasanuzzaman

Journal: International Journal of Engineering and Technology
ISSN 2049-3444

Volume: 2;
Issue: 9;
Start page: 1620;
Date: 2012;
VIEW PDF   PDF DOWNLOAD PDF   Download PDF Original page

Keywords: Flip-Flop | Garbage Output | Multiplexer | Reversible Logic | Reversible Gate | Shift Register | Quantum Cost.

ABSTRACT
Reversible sequential circuits are considered the significant memory block for their ultra-low power consumption. Universal shift register is an important memory element of the sequential circuit family. In this paper we proposed efficient design of reversible universal shift register that is optimized in terms of quantum cost, delay and garbage outputs. Appropriate theorems and lemmas are presented to clarify the proposed designs and establish its efficiency.

Tango Jona
Tangokurs Rapperswil-Jona

     Affiliate Program