Academic Journals Database
Disseminating quality controlled scientific knowledge

Efficient Hardware/Software Implementation of LPC Algorithm in Speech Coding Applications

ADD TO MY LIST
 
Author(s): Wajdi Elhamzi | Rached Tourki | Mohamed Atri | Fatma Sayadi

Journal: Advances in Molecular Imaging
ISSN 2161-6728

Volume: 03;
Issue: 01;
Start page: 122;
Date: 2012;
Original page

Keywords: Linear Predictive Coding | System on Programmable Chip | FPGA | Co-Design

ABSTRACT
The LPC “Linear Predictive Coding” algorithm is a widely used technique for voice coder. In this paper we present different implementations of the LPC algorithm used in the majority of voice decoding standard. The windowing/autocorrelation bloc is implemented by three different versions on an FPGA Spartan 3. Allowing the possibility to integrate a Microblaze processor core a first solution consists of a pure software implementation of the LPC using this core RISC processor. Second solution is a pure hardware architecture implemented using VHDL based methodology starting from description until integration. Finally, the autocorrelation core is then proposed to be implemented using hardware/software (HW/SW) architecture with the existing processor. Each architecture performances are compared for different data lengths.
Save time & money - Smart Internet Solutions     

Tango Rapperswil
Tango Rapperswil