Academic Journals Database
Disseminating quality controlled scientific knowledge

Energy Efficient Supply Boosted Comparator Design

ADD TO MY LIST
 
Author(s): Suat U. Ay

Journal: Journal of Low Power Electronics and Applications
ISSN 2079-9268

Volume: 1;
Issue: 2;
Start page: 247;
Date: 2011;
Original page

Keywords: supply boosting | mixed-signal design | low-voltage design | comparator

ABSTRACT
This paper presents a new mixed-signal design technique called supply boosting technique (SBT) and the design of an energy efficient, sub-1 V supply boosted comparator (SBC) in a standard complementary metal oxide semiconductor (CMOS) process. The selected CMOS process does not allow sub-1 V operation with a wide input range due to high threshold voltage (high-VTH) of MOS transistors (+0.8 V/−0.9 V). Despite this, the proposed comparator operates sub-1 V supply voltages with input common mode voltage larger than 60% of supply voltage by utilizing a supply boosting technique. The measured power consumption of the supply boosted comparator for 1 V supply was 90 nW and speed was 6500 conversions per second, resulting in 14 pJ per conversion energy efficiency.
Save time & money - Smart Internet Solutions      Why do you need a reservation system?