Academic Journals Database
Disseminating quality controlled scientific knowledge

Exploring Alternative Topologies for Network-on-Chip Architectures

ADD TO MY LIST
 
Author(s): Shafi Patel | Parag Parandkar | Sumant Katiyal | Ankit Agrawal

Journal: BVICAM's International Journal of Information Technology
ISSN 0973-5658

Volume: 3;
Issue: 2;
Date: 2011;
VIEW PDF   PDF DOWNLOAD PDF   Download PDF Original page

Keywords: NoC | SoC | Routing | Mesh | packet tracer

ABSTRACT
With increase in integration density and complexity of the system-on-Chip (SOC), the conventional interconnects are not suitable to fulfill the demands. The application of traditional network technologies in the form of Network-on-Chip is a potential solution. NoC design space has many variables. Selection of a better topology results in lesser complexities and better power-efficiency. In the proposed work, key research area in Network-on-chip design targeting communication infrastructure specially focusing on optimized topology design is worked upon. The simulation is modeled using a conventional network simulator tool packet tracer 5.3, in which by selecting proposed Topology 35.7 % reduction in traversing the longest path is observed.

Tango Rapperswil
Tango Rapperswil

     Affiliate Program