Academic Journals Database
Disseminating quality controlled scientific knowledge

Fast FPGA Implementation of EBCOT block in JPEG2000 Standard

ADD TO MY LIST
 
Author(s): Anass Mansouri | Ali Ahaitouf | Farid Abdi

Journal: International Journal of Computer Science Issues
ISSN 1694-0784

Volume: 8;
Issue: 5;
Start page: 551;
Date: 2011;
Original page

Keywords: JPEG20 | EBCOT algorithm | VLSI architecture | FPGA implementation. | IJCSI

ABSTRACT
Embedded block coding with optimized truncation (EBCOT) is an important feature of the latest digital still-image compression standard, JPEG2000; however, it consumes more than 50% of the computation time in the compression process. In this paper, we propose a new high speed VLSI implementation of the EBCOT algorithm. The main concept of the proposed architecture is based on parallel access to memories, and uses an efficient design of the context generator block. The proposed architecture is described in VHDL language, verified by simulation and successfully implemented in a Cyclone II and Stratix III FPGA. It provides a major reduction in memory access requirements, as well as a net increase of the processing speed as shown by the simulations.

Tango Jona
Tangokurs Rapperswil-Jona

     Affiliate Program