Academic Journals Database
Disseminating quality controlled scientific knowledge

FPGA Implementation of a 64-Bit RISC Processor Using VHDL

ADD TO MY LIST
 
Author(s): Imran Mohammad | Ramananjaneyulu K

Journal: International Journal of Reconfigurable and Embedded Systems (IJRES)
ISSN 2089-4864

Volume: 1;
Issue: 2;
Start page: 59;
Date: 2012;
Original page

ABSTRACT
In this paper, the Field Programmable Gate Array (FPGA) based 64-bit RISC processor with built-in-self test (BIST) feature implemented using VHDL and was, in turn, verified on Xilinx ISE simulator. The VHDL code supports FPGA, System-On-Chip (SOC), and Spartan 3E kit. This paper also presents the architecture, data path and instruction set (IS) of the RISC processor. The 64-bit processors, on the other hand, can address enormous amounts of memory up to 16 Exabyte’s. The proposed design can find its applications in high configured robotic work-stations such as, portable pong gaming kits, smart phones, ATMs.
Save time & money - Smart Internet Solutions      Why do you need a reservation system?