Academic Journals Database
Disseminating quality controlled scientific knowledge

FPGA Implementation of ADPLL with Ripple Reduction Techniques

ADD TO MY LIST
 
Author(s): Manoj kumar | Kusum Lata

Journal: International Journal of VLSI Design & Communication Systems
ISSN 0976-1527

Volume: 3;
Issue: 2;
Start page: 99;
Date: 2012;
VIEW PDF   PDF DOWNLOAD PDF   Download PDF Original page

Keywords: DCO | ADPLL | LOOP FILTER | PHASE DETECTOR

ABSTRACT
In this paper FPGA implementation of ADPLL using Verilog is presented. ADPLL with ripple reduction techniques is also simulated and implemented on FPGA. For simulation ISE Xilinx 10.1 CAD is used.Vertex5 FPGA (Field Programmable Gate Array) is used for implementation. ADPLL performance improvement, while using ripple reduction techniques is also discussed. The ADPLL is designed at the central frequency of 100 kHz. The frequency range of ADPLL is 0 kHz to 199 kHz. But when it is implemented with ripple reduction techniques, the frequency range observed is from 11 kHz to 216 kHz.
Why do you need a reservation system?      Affiliate Program