Academic Journals Database
Disseminating quality controlled scientific knowledge

High speed multiplier design using Decomposition Logic

ADD TO MY LIST
 
Author(s): Ramanathan Palaniappan | Vanathi Thangapandian Ponnisamy | Agarwal Sundeepkumar

Journal: Serbian Journal of Electrical Engineering
ISSN 1451-4869

Volume: 6;
Issue: 1;
Start page: 33;
Date: 2009;
VIEW PDF   PDF DOWNLOAD PDF   Download PDF Original page

Keywords: Digital Signal Processor | Dadda multiplier | Decomposition Logic

ABSTRACT
The multiplier forms the core of a Digital Signal Processor and is a major source of power dissipation. Often, the multiplier forms the limiting factor for the maximum speed of operation of a Digital Signal Processor. Due to continuing integrating intensity and the growing needs of portable devices, low-power, high-performance design is of prime importance. A new technique of implementing a multiplier circuit using Decomposition Logic is proposed here which improves speed with very little increase in power dissipation when compared to tree structured Dadda multipliers. Tanner EDA was used for simulation in the TSMC 180nm technology.
Affiliate Program     

Tango Jona
Tangokurs Rapperswil-Jona