Academic Journals Database
Disseminating quality controlled scientific knowledge

Implementation of MIMO Encoding & Decoding in a Wireless Receiver

ADD TO MY LIST
 
Author(s): Pravin W. Raut | S.L.Badjate

Journal: International Journal of Computer Applications
ISSN 0975-8887

Volume: ncipet;
Issue: 7;
Date: 2012;
Original page

Keywords: FPGA | MIMO Encoder | MIMO Decoder | Transmitter | Receiver | OFDM. Antenna

ABSTRACT
In this paper, we address the implementation of Multi-Input-Multi-Output (MIMO) Decoder embedded in a prototype of 3G / 4G Mobile receiver using FPGAs. This MIMO decoder is part of a multi-carrier code division multiple-access (MC-CDMA) radio system, equipped with multiple antennas at both ends of the link that is able to handle up to 32 users and provides raw transmission bit-rates up to 125 Mbps. The task of the MIMO decoder is to appropriately combine the signals simultaneously received on all antennas to construct an improved signal, free from interference, from which to estimate the transmitted symbols. The main motto of this is to design & Implement the FPGA based MIMO Encoder and Decoder. The Data links for Two symbol period were established and found that the MIMO decoder outputs follows the MIMO Encoder input. We report results using FPGA devices of the Xilinx family

Tango Jona
Tangokurs Rapperswil-Jona

     Save time & money - Smart Internet Solutions