Academic Journals Database
Disseminating quality controlled scientific knowledge

Improving Memory Access time by Building an AMBA AHB compliant Memory Controller

ADD TO MY LIST
 
Author(s): Arun G ,Vijaykumar T

Journal: International Journal of Advanced Research in Computer Engineering & Technology (IJARCET)
ISSN 2278-1323

Volume: 1;
Issue: 7;
Start page: 203;
Date: 2012;
VIEW PDF   PDF DOWNLOAD PDF   Download PDF Original page

Keywords: ARM | AMBA | Memory Controller | AHB bus

ABSTRACT
Memory access time has been a bottleneck in many microprocessor applications which limits the system performance. Memory controller (MC) is designed and built to attacking this problem. The memory controller is the part of the system that, well, controls the memory. The memory controller is normally integrated into the system chipset. This paper shows how to build an Advanced Microcontroller Bus Architecture (AMBA) compliant MC as an Advanced High-performance Bus (AHB) slave. The MC is designed for system memory control with the main memory consisting of SRAM and ROM. Additionally, the problems met in the design process are discussed and the solutions are given in the paper.
Why do you need a reservation system?      Affiliate Program