Academic Journals Database
Disseminating quality controlled scientific knowledge

Interleaved Convolutional Code and Its Viterbi Decoder Architecture

Author(s): Kong Jun Jin | Parhi Keshab K

Journal: EURASIP Journal on Advances in Signal Processing
ISSN 1687-6172

Volume: 2003;
Issue: 13;
Start page: 417892;
Date: 2003;
Original page

Keywords: interleaved convolutional code | interleaved Viterbi decoder | burst-error correction | random-error correction | interleaving

We propose an area-efficient high-speed interleaved Viterbi decoder architecture, which is based on the state-parallel architecture with register exchange path memory structure, for interleaved convolutional code. The state-parallel architecture uses as many add-compare-select (ACS) units as the number of trellis states. By replacing each delay (or storage) element in state metrics memory (or path metrics memory) and path memory (or survival memory) with delays, interleaved Viterbi decoder is obtained where is the interleaving degree. The decoding speed of this decoder architecture is as fast as the operating clock speed. The latency of proposed interleaved Viterbi decoder is “decoding depth (DD) interleaving degree ,” which increases linearly with the interleaving degree .

Tango Jona
Tangokurs Rapperswil-Jona

     Affiliate Program