Academic Journals Database
Disseminating quality controlled scientific knowledge

Jitter Analysis of Continuous -Time Sigma -Delta Wideband ADC for Software Defined Radio

Author(s): Gulrej Ahmed | Dr.R.K.Baghel

Journal: International Journal of Engineering Science and Technology
ISSN 0975-5462

Volume: 2;
Issue: 9;
Start page: 4336;
Date: 2010;
VIEW PDF   PDF DOWNLOAD PDF   Download PDF Original page

Keywords: ADC | SDR | CT- ΔΣ modulator | Jitter.

The Analog-to-Digital-Converter (ADC) constitutes a necessary component for the implementation of Software – Defined- Radio (SDR) receiver. In ADC, sampling performance is limited by a clock. The sampling inserts the jitter noise, which degrades the performance of the receiver. Continuous–Time (CT) Delta–Sigma (ΔΣ) modulators arecapable of suppressing this noise but the impact of clock jitter at the output of the Digital– to–Analog Converter (DAC) in the feedback path of the modulator should be taken into account. This paper presents an analytical approach for analyzing jitter in SDR receivers when a CT–ΔΣ modulator is utilized for Analog–to–Digital Conversion (ADC).
Why do you need a reservation system?      Affiliate Program