Academic Journals Database
Disseminating quality controlled scientific knowledge

A Novel Approach to Minimize Spare Cell Leakage Power Consumption During Physical Design Implementation

ADD TO MY LIST
 
Author(s): Vasantha Kumar B.V.P | N. S. Murthy Sharma | K. Lal Kishore | Jibanjeet Mishra

Journal: International Journal of VLSI Design & Communication Systems
ISSN 0976-1527

Volume: 2;
Issue: 4;
Start page: 69;
Date: 2012;
VIEW PDF   PDF DOWNLOAD PDF   Download PDF Original page

Keywords: Engineering Change Order (ECO) | ECO cell | Spare cell | State dependent | leakage power and switching probability.

ABSTRACT
In IC designs leakage power constitutes significant amount power dissipation because CMOS gates are not perfect switches. The leakage power in CMOS gates is dependent on the states of the inputs. This leakage power will get dissipated even when the gates are in idle conditions. Traditionally ECO cells (or) spare cells remain idle in the design and thus contributes to significant state dependent leakage power consumption. In this paper we proposed novel solution to minimize the state dependent leakage power dissipation of the spare cells.
Affiliate Program     

Tango Jona
Tangokurs Rapperswil-Jona