Author(s): SusruthaBabu Sukhavasi | SuparshyaBabu Sukhavasi | Surya Prakash Reddy Adapa | Raghava Krishna Prasad Thottempudi
Journal: International Journal of Advances in Engineering and Technology
ISSN 2231-1963
Volume: 6;
Issue: 5;
Start page: 2196-2210;
Date: 2013;
VIEW PDF
DOWNLOAD PDF 
Original page
Keywords: Dynamic CMOS comparator | flash ADC circuit.
ABSTRACT
Comparators are basic building elements for designing modern analog and mixed signal systems. In this paper, a Power efficient CMOS comparator was implemented by using low power technique. Among all the comparators, the dynamic CMOS comparator was chosen because of the efficiency which is highly needed in the case of ADC circuit. Speed and resolution are two important factors which are required for high speed applications. By using the low power technique we have reduced the power of the dynamic CMOS comparator from 16% to 45% .Cadence tool was used to implement the comparator in transistor level .The measured and simulation results show that the dynamic latched comparator design has higher speed, low power dissipation. We have used 180nm technology to analyse the comparator.
Journal: International Journal of Advances in Engineering and Technology
ISSN 2231-1963
Volume: 6;
Issue: 5;
Start page: 2196-2210;
Date: 2013;
VIEW PDF
DOWNLOAD PDF Original pageKeywords: Dynamic CMOS comparator | flash ADC circuit.
ABSTRACT
Comparators are basic building elements for designing modern analog and mixed signal systems. In this paper, a Power efficient CMOS comparator was implemented by using low power technique. Among all the comparators, the dynamic CMOS comparator was chosen because of the efficiency which is highly needed in the case of ADC circuit. Speed and resolution are two important factors which are required for high speed applications. By using the low power technique we have reduced the power of the dynamic CMOS comparator from 16% to 45% .Cadence tool was used to implement the comparator in transistor level .The measured and simulation results show that the dynamic latched comparator design has higher speed, low power dissipation. We have used 180nm technology to analyse the comparator.
