Academic Journals Database
Disseminating quality controlled scientific knowledge

Reconfigurable co-processor for high performance Discrete Wavelet Transform

ADD TO MY LIST
 
Author(s): Kalyan Mohanta

Journal: International Journal on Computer Science and Engineering
ISSN 0975-3397

Volume: 4;
Issue: 1;
Start page: 62;
Date: 2012;
VIEW PDF   PDF DOWNLOAD PDF   Download PDF Original page

Keywords: Discrete Wavelet Transform (DWT) | Systolic Array Architecture | Field Programmable Gate Arrays (FPGA)

ABSTRACT
Wavelet transforms have proven to be useful tool for several signal processing applications, including image and video compressions, image segmentation, speech synthesis and telecommunication. With the continuous increase in the use of internet and wireless devices, wavelet transform become more popular over traditional Fourierand cosine transforms in DSP applications especially for embedded multimedia applications. Designers are trying to develop more computation and energy-efficient VLSI architectures for discrete wavelet transform (DWT) so that it can be mapped into application specific DSP processors or into FPGA based reconfigurable coprocessors for embedded electronic devices. Several VLSI architectures have been proposed for computing 1-D and 2-D DWTwhich range from SIMD arrays to folded architectures such as systolic arrays and parallel filters. This paper proposes an efficient architecture for DWT computation based on systolic array model and its configuration as IP core in FPGA based reconfigurable coprocessors. The proposed architecture may be applicable for computation intensive DSP applications for mobile devices.
Save time & money - Smart Internet Solutions     

Tango Rapperswil
Tango Rapperswil