Academic Journals Database
Disseminating quality controlled scientific knowledge

Reprogrammable Controller Design From High-Level Specification

ADD TO MY LIST
 
Author(s): M. Benmohammed | M. Bourahla | S. Merniz

Journal: Journal of Systemics, Cybernetics and Informatics
ISSN 1690-4532

Volume: 1;
Issue: 5;
Start page: 84;
Date: 2003;
Original page

Keywords: FSM | DSP | ASIC | CAD-VLSI | VHDL | ASIP | Controller | High-Level Synthesis | Architectural Synthesis

ABSTRACT
Existing techniques in high-level synthesis mostly assume a simple controller architecture model in the form of a single FSM. However, in reality more complex controller architectures are often used. On the other hand, in the case of programmable processors, the controller architecture is largely defined by the available control-flow instructions in the instruction set. With the wider acceptance of behavioral synthesis, the application of these methods for the design of programmable controllers is of fundamental importance in embedded system technology. This paper describes an important extension of an existing architectural synthesis system targeting the generation of ASIP reprogrammable architectures. The designer can then generate both style of architecture, hardwired and programmable, using the same synthesis system and can quickly evaluate the trade-offs of hardware decisions.
Affiliate Program      Why do you need a reservation system?