Academic Journals Database
Disseminating quality controlled scientific knowledge

Single bit full adder design using 8 transistors with novel 3 transistors XNOR gate

ADD TO MY LIST
 
Author(s): Manoj Kumar | Sandeep K. Arya | Sujata Pandey

Journal: International Journal of VLSI Design & Communication Systems
ISSN 0976-1527

Volume: 2;
Issue: 4;
Start page: 47;
Date: 2012;
VIEW PDF   PDF DOWNLOAD PDF   Download PDF Original page

Keywords: CMOS | exclusive-OR (XOR) | exclusive-NOR (XNOR) | full adder | low power | pass transistor logic.

ABSTRACT
In present work a new XNOR gate using three transistors has been presented, which shows power dissipation of 550.7272µW in 0.35µm technology with supply voltage of 3.3V. Minimum level for high output of 2.05V and maximum level for low output of 0.084V have been obtained. A single bit full adder using eight transistors has been designed using proposed XNOR cell, which shows power dissipation of 581.542µW. Minimum level for high output of 1.97V and maximum level for low output of 0.24V is obtained for sum output signal. For carry signal maximum level for low output of 0.32V and minimum level for high output of 3.2V have been achieved. Simulations have been performed by using SPICE based on TSMC 0.35µm CMOS technology. Power consumption of proposed XNOR gate and full adder has been compared with earlier reported circuits and proposed circuit’s shows better performance in terms of power consumption and transistor count
Why do you need a reservation system?      Save time & money - Smart Internet Solutions