Academic Journals Database
Disseminating quality controlled scientific knowledge

Spartan-3AN Field Programmable Gate Arrays Truncated Multipliers Delay Study

ADD TO MY LIST
 
Author(s): Mohammed H. Al-Mijalli

Journal: American Journal of Applied Sciences
ISSN 1546-9239

Volume: 8;
Issue: 6;
Start page: 554;
Date: 2011;
Original page

Keywords: Field Programmable Gate Array (FPGA) | spartan-3AN | Digital Signal Processing (DSP) | Application Specific Integrated Circuits (ASICs) | xilinx family

ABSTRACT
Problem statement: The image processing applications, such as MPEG video compression used in CT scan frames requires real time conditions and the algorithms should be verified and optimized before implementation which cannot be done with Application Specific Integrated Circuits (ASICs) because they are not reconfigurable and cost is very high. Approach: The FPGA is a viable technology that could be implemented and reconfigured at the same time, since FPGA have the benefit of hardware speed and the flexibility of software. Results: The results obtained from Sparatn-3An FPGA showed the mean delay time for four multipliers, clearly indicates as the size of multiplier increases the mean delay time also increases. Conclusion: The FPGA based truncated multipliers could also be used in medical imaging technology.
Affiliate Program     

Tango Rapperswil
Tango Rapperswil