Academic Journals Database
Disseminating quality controlled scientific knowledge

System-on-Chip Design Using High-Level Synthesis Tools

Author(s): Christophe Desmouliers | Fernando M. Vallina | Jafar Saniie | Erdal Oruklu | Richard Hanley | Semih Aslan

Journal: Advances in Molecular Imaging
ISSN 2161-6728

Volume: 03;
Issue: 01;
Start page: 1;
Date: 2012;
Original page

Keywords: System Level Design | High Level Synthesis | Field Programmable Gate Arrays | Fourier Transform

This paper addresses the challenges of System-on-Chip designs using High-Level Synthesis (HLS). HLS tools convert algorithms designed in C into hardware modules. This approach is a practical choice for developing complex applications. Nevertheless, certain hardware considerations are required when writing C applications for HLS tools. Hence, in order to demonstrate the fundamental hardware design concepts, a case studyis presented. Fast Fourier Transform (FFT) implementation in ANSI C is examined in order to explore the important design issues such as concurrency, data recurrences and memory accesses that need to be resolved before generating the hardware using HLS tools. There are additional language constraints that need to be addressed including use of pointers, recursion and floating point types.

Tango Rapperswil
Tango Rapperswil

     Affiliate Program