Academic Journals Database
Disseminating quality controlled scientific knowledge

Search Articles for "System-on-chip"

ADD TO MY LIST
 
The New Implementation Possibilities for Electronic Logical Devices

Author(s): Jozef Cuntala | Peter Sindler | Anna Kondelova
VERIFICATION ANALYSIS OF AHB-LITE PROTOCOL WITH COVERAGE

Author(s): Richa Sinha | Akhilesh Kumar | Archana Kumari Sinha
Design of AHB protocol block for Advanced Microcontrollers

Author(s): Rishabh Singh Kurmi | Shruti Bhargava | Ajay Somkuwar
Efficient Switching Activity Reduction Technique for Fault Tolerant Data Bus

Author(s): A. Sathish | Dr. M. Madhavi Latha | Dr. K. Lal Kishore
Design of Low Write-Power Consumption SRAM Cell Based on CNTFET at 32nm Technology

Author(s): Rajendra Prasad S | B K Madhavi | K Lal Kishore
Optimized Design of 2D Mesh NOC Router using Custom SRAM & Common Buffer Utilization

Author(s): Bhavana Pote | V. N. Nitnaware | S. S. Limaye
Sheathless Size-Based Acoustic Particle Separation

Author(s): Rasim Guldiken | Myeong Chan Jo | Nathan D. Gallant | Utkan Demirci | Jiang Zhe
VLIW BASED VEX TOOL AND VALIDATION OF SIM-A WITH VEX

Author(s): Dr. Manoj Kumar Jain | Gajendra Kumar Ranka
Stepper Motor Controller using XC9572 CPLD through Mobile As a Remote

Author(s): Mohini Ratna Chaurasia | Nitin Naiyar
The New Implementation Possibilities for Electronic Logical Devices

Author(s): Jozef Cuntala | Peter Sindler | Anna Kondelova
Fast Decision Algorithms in Low-Power Embedded Processors for Quality-of-Service Based Connectivity of Mobile Sensors in Heterogeneous Wireless Sensor Networks

Author(s): María D. Jaraíz-Simón | Juan A. Gómez-Pulido | Miguel A. Vega-Rodríguez | Juan M. Sánchez-Pérez
Vector Disparity Sensor with Vergence Control for Active Vision Systems

Author(s): Francisco Barranco | Javier Diaz | Agostino Gibaldi | Silvio P. Sabatini | Eduardo Ros
Parametric Dense Stereovision Implementation on a System-on Chip (SoC)

Author(s): Alfredo Gardel | Pablo Montejo | Jorge García | Ignacio Bravo | José L. Lázaro
CASPER: Embedding Power Estimation and Hardware-Controlled Power Management in a Cycle-Accurate Micro-Architecture Simulation Platform for Many-Core Multi-Threading Heterogeneous Processors

Author(s): Kushal Datta | Arindam Mukherjee | Guangyi Cao | Rohith Tenneti | Vinay Vijendra Kumar Lakshmi | Arun Ravindran | Bharat S. Joshi
Universal Signal Conditioning System for Amperometric Sensors

Author(s): CRISTEA, D. G. | BASCH, M. E. | BEN-YOAV, H. | TIPONUT, V. | SHACHAM-DIAMAND, Y.
Distributed Coding/Decoding Complexity in Video Sensor Networks

Author(s): Paulo J. Cordeiro | Pedro Assunção
Exploring Alternative Topologies for Network-on-Chip Architectures

Author(s): Shafi Patel | Parag Parandkar | Sumant Katiyal | Ankit Agrawal
DESIGN OF MULTI BIT LFSR PNRG AND PERFORMANCE COMPARISON ON FPGA USING VHDL

Author(s): Amit Kumar Panda | Praveena Rajput | Bhawna Shukla
Případová studie: Řízení toku materiálu prostřednictvím RFID

Author(s): Petr Sodomka | Hana Klčová | Lukáš Petrucha
System-on-Chip Design Using High-Level Synthesis Tools

Author(s): Christophe Desmouliers | Fernando M. Vallina | Jafar Saniie | Erdal Oruklu | Richard Hanley | Semih Aslan
Efficient Hardware/Software Implementation of LPC Algorithm in Speech Coding Applications

Author(s): Wajdi Elhamzi | Rached Tourki | Mohamed Atri | Fatma Sayadi
Efficient Hardware/Software Implementation of LPC Algorithm in Speech Coding Applications

Author(s): Wajdi Elhamzi | Rached Tourki | Mohamed Atri | Fatma Sayadi
Technical Study on Low Power VLSI methods

Author(s): T.Kapilachander | I.Hameem Shanavas | V.Venkataraman
Mixed Signal Interface Chip for Wearable Healthcare System

Author(s): Chandrakant Ragit | Sanjay Badjate
Design Methods for Low-Power Implementation

Author(s): N. A. Mohota | T. N. Mohota
Analyzing Methodologies of Irregular NoC Topology Synthesis

Author(s): Naveen Choudhary | Dharm Singh | Surbhi Jain
Performance Evaluation of Traffic Permutations for Mesh On-Chip Networks

Author(s): Naveen Choudhary | Dharm Singh | Abhilasha Sharma
Fabrication of Micrometer- and Nanometer-Scale Polymer Structures by Visible Light Induced Dielectrophoresis (DEP) Force

Author(s): Shue Wang | Wenfeng Liang | Zaili Dong | Vincent G. B. Lee | Wen J. Li
A Built-In Self-Repair Scheme for Random Access Memories with 2-D Redundancy

Author(s): K.Bala Souri | K.Hima Bindu | K.V. Ramana Rao
C-Pack: A High-Performance Microprocessor Cache Compression Algorithm

Author(s): SRIKANTH POTHULA | SK NAYAB RASOOL
Design of Open Core Protocol

Author(s): NayabRasool Shaik | Srikanth Pothula
Frame, bit and chip error rate evaluation for a DSSS communication system

Author(s): F.R. Castillo–Soria | D. Pacheco–Bautista | M. Sánchez–Meraz
Performance of Input and Output Selection Techniques on Routing Efficiency in Network-On-Chip: A Review

Author(s): Mohammad Behrouzian Nejad | Amin Mehranzadeh | Mehdi Hoodgar
Implementation of Multilayer AHB Busmatrix for ARM

Author(s): E. Raja | K.V. Ramana
Embedded nanomicro syringe on chip for molecular therapy

Author(s): Jalil MA | Suwanpayak N | Kulsirirat K | Suttirak S | Ali J | Yupapin PP
Biocompatible micro-sized cell culture chamber for the detection of nanoparticle-induced IL8 promoter activity on a small cell population

Author(s): Kohl Yvonne | Oostingh Gertie | Sossalla Adam | Duschl Albert | von Briesen Hagen | Thielecke Hagen
Internet-based hardware/software co-design framework for embedded 3D graphics applications

Author(s): Yeh Chi-Tsai | Wang Chun-Hao | Huang Ing-Jer | Wong Weng-Fai
Geometry Unit for Analysis of Warped Image Features on Programmable Chips

Author(s): Fürtler Johannes | Mayer KonradJ | Eckel Christian | Brodersen Jörg | Nachtnebel Herbert | Cadek Gerhard
PfeLib—A Performance Primitives Library for Embedded Vision

Author(s): Zinner Christian | Kubinger Wilfried | Isaacs Richard
Embedded Active Vision System Based on an FPGA Architecture

Author(s): Chalimbaud Pierre | Berry François
The Sandbridge SB3011 Platform

Author(s): Glossner John | Iancu Daniel | Moudgill Mayan | Nacer Gary | Jinturkar Sanjay | Stanley Stuart | Schulte Michael
Supporting Symmetric 128-bit AES in Networked Embedded Systems: An Elliptic Curve Key Establishment Protocol-on-Chip

Author(s): Duraisamy Roshan | Salcic Zoran | Strangio MaurizioAdriano | Morales-Sandoval Miguel
pn: A Tool for Improved Derivation of Process Networks

Author(s): Verdoolaege Sven | Nikolov Hristo | Stefanov Todor
Implementing a WLAN Video Terminal Using UML and Fully Automated Design Flow

Author(s): Kukkala Petri | Setälä Mikko | Arpinen Tero | Salminen Erno | Hännikäinen Marko | Hämäläinen TimoD
Generation of Embedded Hardware/Software from SystemC

Author(s): Ouadjaout Salim | Houzet Dominique
Scalable MPEG-4 Encoder on FPGA Multiprocessor SOC

Author(s): Kulmala Ari | Lehtoranta Olli | Hämäläinen TimoD | Hännikäinen Marko
NoC Design Flow for TDMA and QoS Management in a GALS Context

Author(s): Evain Samuel | Diguet Jean-Philippe | Houzet Dominique
Speech Silicon: An FPGA Architecture for Real-Time Hidden Markov-Model-Based Speech Recognition

Author(s): Schuster Jeffrey | Gupta Kshitij | Hoare Raymond | Jones AlexK
Performance Evaluation of UML2-Modeled Embedded Streaming Applications with System-Level Simulation

Author(s): Arpinen Tero | Salminen Erno | Hämäläinen TimoD | Hännikäinen Marko
Prototyping Advanced Control Systems on FPGA

Author(s): Simard Stéphane | Mailloux Jean-Gabriel | Beguenane Rachid
An MPSoC-Based QAM Modulation Architecture with Run-Time Load-Balancing

Author(s): Ttofis Christos | Papadopoulos Agathoklis | Theocharides Theocharis | Michael MariaK | Doumenis Demosthenes
VLSI Design of a Variable-Length FFT/IFFT Processor for OFDM-Based Communication Systems

Author(s): Kuo Jen-Chih | Wen Ching-Hua | Lin Chih-Hsiu | Wu An-Yeu (Andy)
Design and Realization of a New Signal Security System for Multimedia Data Transmission

Author(s): Chen Hun-Chen | Guo Jiun-In | Huang Lin-Chieh | Yen Jui-Cheng
An Analogue VLSI Implementation of the Meddis Inner Hair Cell Model

Author(s): McEwan Alistair | van Schaik André
A Partitioning Methodology That Optimises the Area on Reconfigurable Real-Time Embedded Systems

Author(s): Tanougast Camel | Berviller Yves | Weber Serge | Brunet Philippe
Blind Multiuser Detection for Long-Code CDMA Systems with Transmission-Induced Cyclostationarity

Author(s): Li Tongtong | Liang Weiguo | Ding Zhi | Tugnait Jitendra K
Embedded Real-Time Architecture for Level-Set-Based Active Contours

Author(s): Dejnožková Eva | Dokládal Petr
A Consistent Design Methodology for Wireless Embedded Systems

Author(s): Belanović P | Knerr B | Holzer M | Sauzon G | Rupp M
Multimedia Terminal System-on-Chip Design and Simulation

Author(s): Barbieri Ivano | Bariani Massimo | Scotto Alessandro | Raggio Marco
Object Recognition System-on-Chip Using the Support Vector Machines

Author(s): Reyna-Rojas Roberto | Houzet Dominique | Dragomirescu Daniela | Carlier Florent | Ouadjaout Salim
Multichannel Baseband Processor for Wideband CDMA

Author(s): Jalloul Louay MA | Lin Jim
A Low-Cost Time-Hopping Impulse Radio System for High Data Rate Transmission

Author(s): Molisch Andreas F | Li Ye Geoffrey | Nakache Yves-Paul | Orlik Philip | Miyake Makoto | Wu Yunnan | Gezici Sinan | Sheng Harry | Kung SY | Kobayashi H | Poor H Vincent | Haimovich Alexander | Zhang Jinyun
Prototyping Neuroadaptive Smart Antenna for 3G Wireless Communications

Author(s): To William | Salcic Zoran | Nguang Sing Kiong
An FPGA-Based People Detection System

Author(s): Nair Vinod | Laprise Pierre-Olivier | Clark James J
An Improved Overloading Scheme for Downlink CDMA

Author(s): Vanhaverbeke Frederik | Moeneclaey Marc
Towards Low-Power On-chip Auditory Processing

Author(s): Ravindran Sourabh | Smith Paul | Graham David | Duangudom Varinthira | Anderson David V | Hasler Paul
FPGA Implementation of an MUD Based on Cascade Filters for a WCDMA System

Author(s): Ho Quoc-Thai | Massicotte Daniel | Dahmane Adel-Omar
3D-SoftChip: A Novel Architecture for Next-Generation Adaptive Computing Systems

Author(s): Kim Chul | Rassau Alex | Lachowicz Stefan | Lee Mike Myung-Ok | Eshraghian Kamran
Self-Timed Scheduling Analysis for Real-Time Applications

Author(s): Moreira Orlando M | Bekooij Marco JG
Multiple Word-Length High-Level Synthesis

Author(s): Coussy Philippe | Lhairech-Lebreton Ghizlane | Heller Dominique
SoC Design Approach Using Convertibility Verification

Author(s): Sinha Roopak | Roop ParthaS | Basu Samik
Using High-Level RTOS Models for HW/SW Embedded Architecture Exploration: Case Study on Mobile Robotic Vision

Author(s): Verdier François | Miramond Benoît | Maillard Mickaël | Huck Emmanuel | Lefebvre Thomas
Combining UML2 Application and SystemC Platform Modelling for Performance Evaluation of Real-Time Embedded Systems

Author(s): Kreku Jari | Hoppari Mika | Kestilä Tuomo | Qu Yang | Soininen Juha-Pekka | Andersson Per | Tiensyrjä Kari
High Speed 3D Tomography on CPU, GPU, and FPGA

Author(s): GAC Nicolas | Mancini Stéphane | Desvignes Michel | Houzet Dominique
An SIMD Programmable Vision Chip with High-Speed Focal Plane Image Processing

Author(s): Ginhac Dominique | Dubois Jérôme | Paindavoine Michel | Heyrman Barthélémy
System-on-Chip Environment: A SpecC-Based Framework for Heterogeneous MPSoC Design

Author(s): Dömer Rainer | Gerstlauer Andreas | Peng Junyu | Shin Dongwan | Cai Lukai | Yu Haobo | Abdi Samar | Gajski DanielD
Hardware-Enabled Dynamic Resource Allocation for Manycore Systems Using Bidding-Based System Feedback

Author(s): Theocharides Theocharis | Michael MariaK | Polycarpou Marios | Dingankar Ajit
Trade-Off Exploration for Target Tracking Application in a Customized Multiprocessor Architecture

Author(s): Khan Jehangir | Niar Smail | Saghir MazenAR | El-Hillali Yassin | Rivenq-Menhaj Atika
A Model-Driven Approach for Hybrid Power Estimation in Embedded Systems Design

Author(s): Trabelsi Chiraz | Ben Atitallah Rabie | Meftali Samy | Dekeyser Jean-Luc | Jemai Abderrazek
A Heterogeneous System-level Power Macro-modeling for Network-on-Chip Router

Author(s): Ning Wu | Fang Zhou | Fen Ge | Yifeng Mu
A Supramolecular Sensing Platform for Phosphate Anions and an Anthrax Biomarker in a Microfluidic Device

Author(s): Bilge Eker | Mahmut Deniz Yilmaz | Stefan Schlautmann | Johannes G. E. Gardeniers | Jurriaan Huskens
A Frequency Estimation for TD-SCDMA UE Based on Phase Difference

Author(s): Ren-Ming Peng | Zheng-Tong. Hao | Yang. Mei
AREA-EFFICIENT DESIGN OF SCHEDULER FOR ROUTING NODE OF NETWORK-ON-CHIP

Author(s): Rehan Maroofi | V. N. Nitnaware | S. S. Limaye
An Integrated Mobile Phone Payment System Based on 3G Network

Author(s): Weihui Dai | Xiang Cai | Haifeng Wu | Weidong Zhao | Xuan Li
Impact of GVD and SPM on the Performance of DS-OCDMA

Author(s): Md. Jahedul Islam | Md. Rafiqul Islam
Guest Editorial

Author(s): Antonio Teixeira | Anna Tzanakaki | Davide Careglio | Miroslaw Klinkowski
A New Test Data Compression Scheme

Author(s): Ling Zhang | Jishun Kuang
Design of LED Display Control System Based on AT89C52 Single Chip Microcomputer

Author(s): Yongxian Song | Yuan Feng | Juanli Ma | Xianjin Zhang
Efficient Phase Unwrapping Architecture for Digital Holographic Microscopy

Author(s): Wen-Jyi Hwang | Shih-Chang Cheng | Chau-Jern Cheng
Low Power Address Generator for Memory Built-In Self Test

Author(s): Ahmed N. Awad | Abdallatif S.Abu-Issa
Smart Integrated Sensor for Multiple Detections of Glucose and L-Lactate Using On-Chip Electrochemical System

Author(s): Tomoyuki Yamazaki | Takaaki Ikeda | Byounghyun Lim | Koichi Okumura | Makoto Ishida | Kazuaki Sawada
A Technique to Reduce Transition Energy for Data-Bus in DSM Technology

Author(s): A Sathish | M. Madhavi Latha | K Lalkishor
Address Counter Generators for Low Power Memory BIST

Author(s): Balwinder Singh | Sukhleen Bindra Narang | Arun Khosla
Hierarchical Agent Based NoC with DVFS Techniques

Author(s): Alexander Wei Yin | Liang Guang | Pasi Liljeberg | Pekka Rantala | Jouni Isoaho | Hannu Tenhunen
PeakRanger: A cloud-enabled peak caller for ChIP-seq data

Author(s): Feng Xin | Grossman Robert | Stein Lincoln
System Integration - A Major Step toward Lab on a Chip

Author(s): Sin Mandy | Gao Jian | Liao Joseph | Wong Pak
Transcription factors Sp1 and Sp4 regulate TRPV1 gene expression in rat sensory neurons

Author(s): Chu Catherine | Zavala Kathryn | Fahimi Atefeh | Lee Jessica | Xue Qing | Eilers Helge | Schumacher Mark
Fish-on-a-chip: a sensitive detection microfluidic system for alzheimer's disease

Author(s): Devadhasan Jasmine | Kim Sanghyo | An Jeongho
ReadDB Provides Efficient Storage for Mapped Short Reads

Author(s): Rolfe P Alexander | Gifford David
Synchronous Modeling and Analysis of Data Intensive Applications

Author(s): Gamatié Abdoulaye | Rutten Éric | Yu Huafeng | Boulet Pierre | Dekeyser Jean-Luc

Tango Jona
Tangokurs Rapperswil-Jona

     Save time & money - Smart Internet Solutions