Author(s): M.Thiruveni | M.Deivakani
Journal: International Journal of Engineering and Technology
ISSN 2049-3444
Volume: 2;
Issue: 8;
Start page: 1475;
Date: 2012;
VIEW PDF
DOWNLOAD PDF 
Original page
Keywords: Sample and Hold | Discrete Cosine Transform | Discrete Fourier Transform | Discrete Sine Transform | Discrete Hartley Transform
ABSTRACT
When implementing real-time DSP algorithms on digital circuits, the system is always constrained by limited speed, accuracy and roundoff noise. These limitations must be taken into account for the design and implementation stages. Doubling the dynamic rate of theanalog DCT is expensive, whereas in digital DCT an addition of 1 bit in data path is adequate. This paper proposes a novel approach ofanalog CMOS implementation technique for Digital Signal Processing (DSP) algorithms to reduce the area and power requirement in theexisting Digital CMOS implementations. Discrete Cosine Transform (DCT) with signed coefficients have been designed andimplemented in this paper. The problems of digital DCTs viz., quantization error, round-off noise, high power consumption and largearea are overcome by the proposed implementation. It can be used to develop the architecture design of DFT, DST and DHT.
Journal: International Journal of Engineering and Technology
ISSN 2049-3444
Volume: 2;
Issue: 8;
Start page: 1475;
Date: 2012;
VIEW PDF
DOWNLOAD PDF Original pageKeywords: Sample and Hold | Discrete Cosine Transform | Discrete Fourier Transform | Discrete Sine Transform | Discrete Hartley Transform
ABSTRACT
When implementing real-time DSP algorithms on digital circuits, the system is always constrained by limited speed, accuracy and roundoff noise. These limitations must be taken into account for the design and implementation stages. Doubling the dynamic rate of theanalog DCT is expensive, whereas in digital DCT an addition of 1 bit in data path is adequate. This paper proposes a novel approach ofanalog CMOS implementation technique for Digital Signal Processing (DSP) algorithms to reduce the area and power requirement in theexisting Digital CMOS implementations. Discrete Cosine Transform (DCT) with signed coefficients have been designed andimplemented in this paper. The problems of digital DCTs viz., quantization error, round-off noise, high power consumption and largearea are overcome by the proposed implementation. It can be used to develop the architecture design of DFT, DST and DHT.
